Abstract
Introduction
The increasing densities in memory technology has resulted in a dramatically increasing test cost [ 1, 2] caused by the increased number of cells to be tested, as well as the more complex fault models. The latter applies especially to DRAMs, where in addition to the traditional faults for SRAM chips [3, 4] , neighborhood pattem sensitive faults 'NPSFs' have to be considered.
The well-known tests for NPSFs usually require that the physical topology of the cells in the memory cell array is known, while they assume that the memory words usually consist of a single bit. In addition, tests for NPSFs do not detect many of the classical faults which also apply to SRAMs [3] ; e.g., address decoder faults 'AFs', data retention faults 'DRFs' [9] , stuck-open faults 'SOFs' [9] , and coupling faults. Pseudo-random memory tests [10, 11] do not require knowledge of the physical topology of the memory cell array and can be applied to memories with w-bit words (w _> 2); however, they have the disadvantage that their fault coverage is probabilistic. Tests for k-coupling faults (for IC = 4 and 5) have been proposed in [16, 17, 18] ; however, those tests are restricted to memories with 1-bit words and are based on combinational, rather than analytical, techniques. The capability of a test to cope with memories with w-bit words (w _> 2) is of increasing importance; whereas early memory chips have a n * 1 (where n is the number of words) organization; currently, many chips have a n * 4 organization while n * 8 chips are expected to reach high volume production soon [ 
131.
This paper proposes a new fault model which has the following properties:
1. It is modular in terms of k, the number of words in-2. Words are w-bits (w 2 1) wide. The organization of this paper is as follows: Section 2 introduces the fault model, Section 3 describes the test approach which is based on pseudo-exhaustive testing, Section 4 gives the mathematical background for the proposed tests, Section 5 describes the pseudo-exhaustive tests, and Section 6 concludes this paper. This section describes the new fault model for pseudoexhaustive testing of DRAMs. First, the fault models used for testing SRAMs, together with an explanation concerning their applicability to DRAMs, will be presented. Next, the classical DRAM fault models are presented. And last, the new PS(n, k) q-ary fault model will be introduced; it will be shown which of the classical SRAM and DRAM fault models it covers; for those faults, considered important for DRAMs, which are not covered by the new fault model a separate set of tests will be proposed.
Classical SRAM fault models
The classical SRAM faults which have been found to be important [4, 9] are listed below; a motivation is given when they do not appy to DRAMs.
Stuck-at fault 'SAF'. Stuck-open fault 'SOF' [91 SRAMs need special test provisions to cope with SOFs when the sense amplifiers are not transparent to SOFs. In case of DRAMs this problem does not occur because the differential sense amplifier has only one input from the cell being read such that SOFs behave as SAFs. Transition faults 'TFs' These faults cannot occur in the memory cell array of the DRAM because the cells are not implemented as bistable elements. Coupling faults 'CFs' The CFs of interest are the idempotent CF 'CFid" and the state CF 'CFst' [9] . Data retention faults 'DRFs' [9] The SRAM type of DRFs cannot occur in DRAMs because of the absense of pull-up devices. However, leakage currents may cause loss of information. A refresh test, using a checkerboard pattern, has to be used for this [3] . Address decoder faults 'AFs'.
Considering the above, the SRAM faults which also apply to DRAMs are the SAFs, the CFs and the AFs.
Classical DRAM faults
Pattern sensitive faults 'PSFs' [5] [6] [7] [8] 3] are considered typical for DRAMs. They involve a group of k cells whereby k -1 cells influence a given target cell, called the base cell. In order to keep the test time within acceptable limits for larger chips, the assumption is made that the k -1 cells, which influence the base cell, physically surround the base cell; this simplifies the PSF model to a neighborhood PSF 'NPSF' model; the k -1 cells influencing the base cell are called the deleted neighborhood cells. This is a realistic simplification because of the underlying assumption that PSFs are caused by leakage currents which can only occur between cells in a physical neighborhood. The disadvantage of the NPSF model is that the physical topology of the cells in the memory cell array has to be known; this is not always so: the use of spare rows and columns already violates this, even for tests performed by the manufacturer; the user usually does not have access to the physical topology which, in addition, may differ between functionally equivalent parts of different manufacturers.
The classical NPSFs usually considered are [3]:
Active NPSF 'ANPSF' [8] The base cell changes its contents due to a change in the k -1 deleted neighborhood patterns (i.e. the value of the k -1 cells).
The content of the base cell cannot be changed due to a certain deleted neighborhood pattern.
The base cell is forced to a certain state due to a certain deleted neighborhood pattern.
The PS(n, IC) q-ary fault model
Given a memory with n words consisting of w-bits per word, whereby q is defined as q = 2'". Then the following fault definitions can be given.
Stuck-at q-ary faults 'SAFq'
A permanent stuck-at q-ary fault reduces the number of faulty memory word states. A faulty word i of the memory may contain only one q-ary digit, or a subset S of all possible q-ary digits 0,1,2, . . . , q -1. This fault model covers the classical SAFs.
A memory word i in the state Wi (t) fails to undergo a
. .,q-l})andWi(t+ 1) is to be written in the i-th memory word; however, both states are possible for the i-th memory word, for instance at power-on time. This fault model covers the classical TFs.
A coupling q-ary fault is present from a memory word i to a word j if, when the words contain a particular pair ofq-aryvalues Wi(t) andWj(t), andWi(t+l) is written into word i, then word j , as well as word i, change state. This fault model covers the classical CFids and CFsts.
The base word changes its contents, or cannot be changed, due to a pattern, or a change, in the k -1 other words. This definition covers the classical NPSFs of Section 2.2.
Transition q-ary faults 'TFq'
3. Coupling q-ary faults 'CFq'
Pattem sensitive q-ary faults 'PSFq '
The above 4 fault models are covered by the PS(n, k) q-ary fault model, which has the following properties:
1. k w-bit words, whereby each word can be in q (q = 2") states, are involved in the fault model.
2. the base word will take on all 2" states and each cell in the base word will make an up and a down transition The above fault model will detect the 4 q-ary faults:
1. SAFq and TFq faults will be detected because of 2. CFq faults will be detected because of property 1 and 3. PSFq faults will be detected because of properties 1 property 1, for k _> 1.
2, for k 1 2.
through 3, and k = k.
3 Pseudo-exhaustive memory testing
Pseudo-exhaustive testing [ 141 of combinational devices has several attractive features. In addition to the fact that test patterns can be generated quite easily, the process and its fault coverage are basically dependent neither on the fault model assumed nor on its specific circuit under test. Let us give some basic definitions of pseudo-exhaustive memory testing. Techniques for the construction of k-pseudo-exhaustive data backgrounds B(n, k, w) and estimations on minimal numbers of pseudo-exhaustive patterns can be found for the binary case (w = 1) in [14] . Techniques for the construction of k-pseudo-exhaustive data backgrounds B(n, k, w) and estimations on their minimal sizes for the q-ary case (w > 1) are not known. We will present in this paper optimal solutions, satisfying to the lower bound, of this problem for small k.
As a systematic approach for generating k-pseudoexhaustive data backgrounds we propose to use ReedSolomon 'RS' codes over GF(2") [ = (210, 211) by H we have 2-pseudo-exhaustive data backgrounds B(5,2,2) (see Table 1 ).
As we can see from Table 1 faults for any k > 2 for n < 2w; for k = 2 and n = 2" + 1;
and detecting S P S ( n , k) for any k and n = 2". In the next sections we will expand these procedures for the cases n > 2" and k = 1,2,3.
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k-Pseudo-exhaustive backgrounds
For the case k = 1 the procedure for generation of 1-pseudo-exhaustive backgrounds consists of multiplication in GF(2W) of all q-ary vectors V = (vo), vo E {0,1, a, a 2 , . . . , a"-"} by the first row of the RS check matrix (1).
The row dimension is determined by the memory size n.
As a result we will have the B(n, 1, w) optimal l-pseudoexhaustive backgrounds with TI (n) = q for any n.
For example, for a 2-bit wide memory with 6 cells (w = 2, q = 4, n = 6) we have the following backgrounds B(6,1,2):
For the complexity of the test procedure based on B ( n , l , w ) and MATS+ we have
More complex is a procedure of the background gen-
there exists a one-to-one mapping i H (vo (i), 01 (i) ), where i~ {1,2 ,..., q2};andq=2W,suchthat
where Pq2-' = Po = 1. This mapping for w = 2 and cp(x) = x 2 + x + cr is given in Table 1. According to the procedure for n = q+ 1 described by the Remark 4.2 for generation of optimal 2-pseudo-exhaustive backgrounds we have B(q+ 1,2, w), where T2(q) = q2 + 1; Table 1 .
Any set B(q + l , 2 , w ) of 2-pseudo-exhaustive backgrounds consists of the T2(q + 1) = 2' " + 1 backgrounds.
For the complexity of the test procedure based on 2-pseudo-exhaustive backgrounds B(n, 2, w) and MATS+ we have L(MATS+B(n, 2,3)) = 2(q2+l)n = 22w+'n+2n.
For any k the procedure for generating k-pseudoexhaustive backgrounds will be described the following way.
Let cp(x) be a primitive polynomial of degree k over GF (2") ...
(12) Any set B(q -1, k, w) of k-pseudo-exhaustive backgrounds consists of the Tk(q -1) = 2kw + 1 backgrounds.
Restricted pseudo-exhaustive tests
Generalization of the tests for detection of crosstalks between three or more words will require high complexity and considerable overheads for BIST implementations. In view of this we describe in this section a class of restricted (local) pseudo-exhaustive tests RPXTk,k-l, (k = 2,3,4 , ...) for word-oriented memories detecting static SPS(q -1, k) and dynamic DPS(q -1 , k -1 ) faults due to crosstalks between k or k -1 words within any block of q -1 neighbouring words.
To construct these tests we use k-pseudo-exhaustive backgrounds B(q -1, k, w ) described in Theorem 4.1. In this case B (q -1, k, w ) is (q -1, k, q -k) q-ary RS code and IB(q -1, k, w)l = qk + 1. At the first step based on B(q -1, k, w ) and MATS+ for words with addresses 0,1,. ... q -2 . At the second step we repeat the same procedure for the block consisting of words with adwe repeat the procedure for words with addresses 2w, 2'" + 1, .... 2w + 2w -2, etc. This approach is illustrated in Fig. 1 . We have for complexity L(RPXTk,k-I) of these tests Table 3 (assuming a cycle time of 50 ns). For example, for a 4-bit memory with N = nw = 216 bits detection of Static SPS(n,4) faults and Dynamic DPS(n, 3) faults by RPXT4,3 requires 107.37sec.
To summarise this section we note that as it follows from Table 3 tests RPXT2,1, R P X T~J and R P X T~J may be efficient for 4-bit memories (w = 4 ) . N 11 28 I 212 I 2 1 4 I 216 I 220
Conclusions
In this paper we have presented a unified approach for testing of word-orientedmemories based on the single PS(n, k) fault model which covers SAFs, TFs, CFids, CFins, APSFs, PPSFs and SPSFs. A systematic approach for generating data backgrounds B(n, k, w) has been proposed, based on Reed -Solomon codes over GF(2"), where w is the number bits per word. Combining k-pseudo-exhaustive backgrounds B ( n , k , w ) with the MATS+ test algorithm we presented a range of optimal pseudo-exhaustive tests.
For the case when faults are restricted to a neighbourhood consisting of at most 2"'-' -1 words we propose 2kw+1n + 2n, verifies for any k words all 2kw states of the words and all 22" transitions within one word for any fixed state of any other k -2 words for the memory-under-test block with the size [ ( q -1)/21 -1. The deterministic 100% fault coverage, also for the complex PSFs involving a large number of words, causes it to be preferred above pseudo-random tests in many applications, while due to its systematic nature it renders itself well for BIST applications.
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